(19) Japanese Patent Office

(12) Publication of Patent (A)

(11) Patent No.: H02-267967

Disclosure Bulletin Date: November 1, 1990

(51) Int. CJ.

H 01 L 29/06

Identification Symbol

JPO Processing Number:

21/31 Z

8526-5F

6810-5F

G06F 13/00

Number of Claims: 1

(3 Pages Total)

(54) NAME OF INVENTION: Semiconductor Element Manufacturing Method

(43)

(21) Application Number: H01-89044

(22) Filing Date: April 7, 1989

(72) Inventor: Kuzuyasu Yoneyama

Fuji Electric Co., Ltd.

- 1-1 Tanabe Shinden, Kawasaki District, Kawasaki City, Kanagawa
- (71) Applicant: Fuji Electric Co., Ltd.
 - 1-1 Tanabe Shinden, Kawasaki District, Kawasaki City, Kanagawa
 - (74) Representing Attorney: Iwao Yamaguchi

DESCRIPTION

- 1. Name of Invention: Semiconductor Element Manufacturing Method
- 2. CLAIMS

Claim 1:

Regarding a manufacturing method for a semiconductor element that includes adhering a mask material to a single surface of a semiconductor substrate possessing at least one pn junction, exposing the pn junction on a mesa groove inner surface formed by etching a section not covered by the mask material, after removal of the mask material covering with a passivation material the pn junction exposed, and adhering a metal electrode film at least on said single surface of the

semiconductor substrate,

a manufacturing method for a semiconductor element wherein after removal of a region that is a little wider than that including the mesa groove formation region of the oxide film existing on said surface of the semiconductor substrate before adhering the mask material, roughening is performed by sandblasting the exposed semiconductor substrate surface.

3. DETAILED DESCTRIPTION OF THE INVENTION

INDUSTRIAL FIELD OF APPLICATION

This invention is related to semiconductor element manufacturing methods that adhere mask material to a semiconductor substrate surface having at least one pn junction, expose the pn junction in the inner side of a mesa groove formed by etching a section not covered by the mask material, coat with a passivation material such as polyimide or junction covering resin (JCR), and further adhere a metal electrode film to the substrate surface.

PRIOR ART

At manufacture of semiconductor elements, a well known method for manufacturing elements having high reliability is to etch a mesa channel to enable exposing of a pn junction on the inner surface for a surface of a semiconductor substrate, to cover the exposed pn junction surface with a passivation material, and further adhere the substrate surface with a metal electrode film. With this type of manufacturing method, for example, a SiO2 film covering a silicon substrate surface that has been formed with a pn junction is coated with a substance such as photoresist or polyimide as a mask material, wet etching is performed after formation of the discretionary pattern mask, and coating of a passivation material is performed on the exposed pn junction with a material such as glass, polyimide, or junction covering resin. In addition, as a alternate method, full surface sand blasting is performed prior to wet etching, and after a roughened condition has been attained by removal of the SiO2 film of the silicon substrate surface, a material such as photoresist or polyimide is used as a mask material, wet etching is performed to execute patterning, and after etching is complete, the mask material is removed or left in its state, and coating of the exposed pn junction is performed using a substance such as glass, polyimide, or

junction covering resin.

PROBLEM TO BE SOLVED BY THIS INVENTION

With former manufacturing methods, when sand blasting is not performed at all before wet etching, adhesion between the mask material and semiconductor substrate is weakened, and in worst cases, deficiencies such as peeling of mask material can be generated prior to wet etching of the mesa groove, and, at coating of the exposed pn junction, the adhesion of the passivation material can be adversely impacted. On the other hand, with surfaces that have been sand blasted before wet etching, the adhesion of mask material is good but the adhesion of vapor deposited film is poor, so that at electrode installation, it becomes impossible to form a stable electrode film through evaporation, and electroless plating must be utilized to attach a metal coating on the semiconductor substrate. However, in this case, there is a problem in that the plating liquid exerts an adverse influence on the passivation material of glass, polyimide, JCR, etc., and causes instability in properties.

The purpose of this invention is to solve the problems described above by offering a manufacturing method for semiconductor elements having good adhesion between the mask and substrate at wet etching for mesa groove formation, good adhesion between the passivation material and the pn junction exposed section, and good adhesion between the metal electrode and the substrate surface.

MEANS OF SOLVING THE PROBLEM

To attain the above described purpose, for semiconductor element manufacturing methods that include adhering a mask material on a single surface of a semiconductor substrate having at least one pn junction, exposing the pn junction on the inner surface of a mesa channel formed by etching the section not covered by mask material, covering the exposed pn junction with a passivation material after removal of the mask material, and adhering a metal electrode film on said single surface of the semiconductor surface, this invention, after removal of a region that is a little wider than that which includes the mesa groove formation region of the oxide layer that exists on said single surface of the semiconductor substrate before adhering of the mask material,

roughens by sand blasting the semiconductor substrate surface that has been exposed.

OPERATION

The method sandblasts a region a little wider than the region of the mesa groove formation region on the semiconductor substrate surface, removes the oxide layer present in that region, and the adhered mask material for which the mesa groove formation region has been removed by surface roughening has an edge that is adhered on the roughened surface, thereby improving the adhesion of the mask to the substrate surface. And at the time of covering the exposed pn junction with passivation material after mesa groove formation by etching, the edge of the passivation material film is adhered to the roughened surface of the substrate, thereby also improving adhesion between the passivation material and the substrate. Moreover, the substrate surface aside from the vicinity of the mesa groove is not surface roughened, thereby enabling formation of a stable electrode film by vapor deposition.

EMBODIMENT

Embodiment 1 of this invention is described using drawings in Figure 1 through Figure 4. Figure 1 (a), (b), and (c) show the surface roughening process for the silicon substrate, with (a) being a surface view drawing, (b) a cross section, and (c) an enlargement of section A. Removed by selective etching is section 3 of SiO2 film 2 which covers the surface of the silicon substrate which has formed a pn junction parallel to the surface. This removed section 3 is a region having a width double or more the width of the mesa groove which acts as the center of the region for forming the mesa groove with a later process. Then this section 3 removed from SiO2 film 2 is roughened by sand blasting. Figure 2 (a), (b), and (c) show the mesa groove etching process, with (a) being a surface view drawing, (b) a cross section, and (c) an enlargement of section A. At this process, the area other than the formation region for mesa groove 4 is covered by resist film 5 as a mask material, and then wet etching is performed. Because resist film 5 has an edge adhered onto region 3 sand blasted on silicon substrate 1 surface, there is adhesion to the substrate at this region, and there is no peeling from the substrate. The result of wet etching is the formation of mesa groove 4, and the pn junction is exposed on the inner side. In Figure 3, the method performs coating with junction covering resin 6 as a passivation material on this pn

junction exposed surface. At this time, because the edge of junction covering resin 6 also has been adhered to sand blasted region 3, there is no peeling from the inner side of mesa groove 4. Figure 4 shows the process for electrode installation. In Figure 4 (a), if needed, junction covering resin 6 is used as a mask and the SiO2 film 2 of the surface is removed by etching, and following that, at Figure 4 (b), metal electrode 7 is vapor deposited on the exposed surface of silicon substrate 1. The substrate surface is adhered smoothly by a vapor deposition film, and stable electrode 7 is obtained.

EFFECT OF THE INVENTION


With this invention, by roughening the surface with sand blasting of a semiconductor substrate surface region contacting the mesa groove formation region, the mask material adhered to other than the mesa groove formed region and the passivation material covering the inner surface of the mesa groove adhere at their edges to the roughened region, and do not peel, and because stable electrode installation can be performed in the region not roughened, the method enables manufacturing of a highly reliable semiconductor element.

4. BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 (a), (b), and (c) show the roughening process, with (a) a being a surface view, (b) a cross section, and (c) an enlargement of section A. Figure 2 (a), (b), and (c) show the mesa groove formation process, with (a) being a surface view drawing, (b) a cross section, and (c) an enlargement of section A. Figure 3 is a cross section showing the passivation process for one embodiment of the invention. Figure 4 (a) and (b) are cross section drawings showing in order the process of installing an electrode for one embodiment of the invention.

1: Silicon Substrate. 2: SiO2 Film. 3: Sand Blasted Region. 4: Mesa Groove. 5: Resist Film. 6: Junction Covering Resin. 7: Metal Electrode Film.

BEST AVAILABLE COPY



12/29/2005 12:33

2129041025

MORNINGSIDE

PAGE 03/09



TRANSLATOR CERTIFICATION

450 7th Ave | 6th Floor | New York, NY 10123 | Tel 212.643.8800 | Fax: 212.643.0005 | www.mside.com

Morningside Translations

I, Todd Adkisson, a translator fluent in the Japanese language, on behalf of Morningside Evaluations and Consulting, do solemnly and sincerely declare that the following is, to the best of my knowledge and belief, a true and correct translation of the document(s) listed below in a form that best reflects the intention and meaning of the original text.

MORNINGSIDE EVALUATIONS AND CONSULTING

J. Callisian/yr Signature of Translater

Date: December 29, 2005

Description of Documents Translated: Ref. No. 270597US

⑪特許出願公開

⑫ 公 開 特 許 公 報 (A) 平

平2-267967

⑤Int.Cl.⁵H 01 L 29/06 21/31 識別配号 庁内整理番号

@公開 平成2年(1990)11月1日

8526-5F Z 6810-5F

審査請求 未請求 請求項の数 1 (全3頁)

60発明の名称

70代 理

半導体素子の製造方法

②特 願 平1-89044

20出 頭 平1(1989)4月7日

@発明者 米山

和穏

神奈川県川崎市川崎区田辺新田1番1号 富士電機株式会

社内

⑪出 願 人 富士電機株式会社

弁理士 山口 巖

神奈川県川崎市川崎区田辺新田1番1号

明 銀 書

1. 発明の名称 半導体素子の製造方法 2. 特許請求の範囲

〔産業上の利用分野〕

本 見 明 は 、 少 な く と も 一 つ の p ヵ 接 合 を 有 す る 半 球 体 基 根 妻 団 に マ ス ク 剤 を 被 着 し 、 マ ス ク 剤 で 優 わ れ な い 部 分 を エ ッ チ ン グ し て メ サ 滞 を 形 成 し てメサ機内面にpn接合を酵出させ、酵出したpn接合をガラス。 ポリイミドあるい は接合被理樹脂 (JCR) などのパッシベーション材料でコーティングし、さらに基級表面に金属電極膜を被着する半導体素子の製造方法に関する。

〔従来の技術〕

でいた。また、別の方法として、ウェットエッチング前に全面サンドブラストを行い、シリコンを被表した状態にした後としてフォトレジスト、ポリイミドなどと用い、パターニングを施してウェットエットング終了後、マスク剤を除去しておいて、輸出したりのままにしておいて、輸出したりのままにはかラス、ポリイミドまたは接合被雇樹脂などをコーティングしていた。

(発明が解決しようとする課題)

造方法において、マスク剤を被着する前に半導体 基板の前記一箇上に存在する酸化膜のメサ沸形成 領域を含むそれよりやや広い領域を除去したのち、 露出した半導体基板面をサンドブラストで荒らす ものとする。

(作用)

(実施例)

の形成が不可能となり、金属被膜を半導体基板上に付着させるために無電解めっきを用いなければならない。 しかし、 その場合めっき 液がガラス,ポリイミド, JCRなどのパッシベーション材料膜に対して悪影響を及ぼし特性の不安定をもたらす問題があった。

本発明の目的は、上記の問題を解決し、メサ郷形成のウェットエッチング時のマスクの蒸版との密着性、バッシベーション材とpn接合解出部との密着性および金属電板と基板表面の密着性の良好な半導体素子の製造方法を提供することにある。(課題を解決するための手段)

上記の目的を達成すると、本発明は、少のなくとも一つのpnをを有する半導体基版のの部を被着し、マスク剤を被着し、マスク剤を形成していまりメサネを形成していまりメサネを形成していまり、サネーション材料でで、 といるに半導体基版の少なくとも前記一の製造機を被着することを含む半導体素子の製

以下第1回ないし第4回を引用して本発明の一 実施例について脱明する。第1回回、回、回は、 シリコン基板の表面粗面化工程を示し、向は平面 図、心は断面図、心は心のA部拡大図である。表 間に平行なりn接合を形成したシリコン基板の衷 面を被理するSiOz膜2の一部分3を選択エッチン グで除去した。除去した部分3は、後工程でメサ 進を形成する領域を中心としてメサ連の幅の倍以 上の幅を持った領域である。そしてこのSiOs膜 2 を除去した領域3をサンドプラストによって租団 化した。第2図(1)、(1)、(1)は、メサ沸のエッチン グ工程を示し、第1図と同様のは平面図。向は断 面図、(c)はco)のA配拡大図である。この工程では メサ海4の形成領域以外をマスク剤としてのレジ スト腹5で被理し、ウェットエッチングを行う。 レジスト膜5は緑部がシリコン基根1要面のサン ドブラストされた領域3の上に被着するので、こ の領域で基根に密着し、基板から銅雕することが ない。ウェットエッチングの結果、メサ溝もが形 成され、その内面にpn接合が露出する。第3回

特開平2-267967(3)

本発明によれば、メサ沸形成領域に接する半導体基板表面領域をサンドプラストで祖面化することにより、メサ沸形成領域以外に被着されるマスク別、メサ沸内面に被覆されるパッシベーション材料が縁部でその祖面化は現に登るした電極付けが行えるので、信頼性の高い半導体案子を製造することができる。

4. 図面の簡単な説明

第1図(a), (a), (c) は本発明の一実施例の租面化工程を示し、(a) は平面図、(b) は新面図、(c) は(c) のA 部拡大図、第2図(a), (b), (c) は本発明の一実施例のメサ沸形成工程を示し、(a) は平面図、(b) は断面図、(c) は(b) の A 部拡大図、第3図は本発明の一実施例のパッシベーション工程を示す断面図、第4図(a), (b) は本発明の一実施例の電極付け工程を超次示す断面図である。

1 : シリコン基板、 2 : S10 z 膜、 3 : サンドブラスト実施領域、 4 : メサ沸、 5 : レジスト膜、 6 : 焼み練屋料除、 7 : 金属質板降。

代理人作理士 山 口 数

